

**METHOD FOR FABRICATING A TRENCH CAPACITOR WITH AN  
INSULATION COLLAR**

**CLAIM FOR PRIORITY**

5 This application claims priority to German Application No. 10255845.0 filed November 29, 2002, which is incorporated herein, in its entirety, by reference.

**TECHNICAL FIELD OF THE INVENTION**

10 The present invention relates to a method for fabricating a trench capacitor with an insulation collar, in particular for a semiconductor memory cell.

**BACKGROUND OF THE INVENTION**

15 Figure 1 shows a diagrammatic sectional illustration of a semiconductor memory cell with a trench capacitor and a planar selection transistor connected thereto.

In Figure 1, reference symbol 1 designates a silicon semiconductor substrate. Provided in the semiconductor substrate 1 are trench capacitors GK1, GK2 having trenches G1, G2, the electrically conductive fillings 20a, 20b of which form first capacitor electrodes. The conductive fillings 20a, 20b are insulated in the lower and central trench region by a dielectric 30a, 30b from the semiconductor substrate 1, which, for its part, forms the second capacitor electrodes (if appropriate in the form of a buried plate (not shown)).

20  
25  
30 Provided in the central and upper region of the trenches G1, G2 are peripheral insulation collars 10a, 10b, above which are provided buried contacts 15a, 15b, which are in electrical contact with the conductive fillings 20a, 20b and the adjoining semiconductor substrate 1. The buried contacts 15a, 15b are connected to the semiconductor substrate 1 only on one side (cf. Figures 2a, b). Insulation regions 16a, 16b insulate the other side of the substrate from the buried contacts 15a, 15b or

35

insulate the buried contacts 15a, 15b toward the top side of the trenches G1, G2.

This enables a very high packing density of the trench  
5 capacitors GK1, GK2 and of the associated selection  
transistors, which will now be explained. In this case,  
reference is made principally to the selection transistor  
which is associated with the trench capacitor GK2, since  
only the drain region D1 or the source region S3,  
10 respectively, of adjacent selection transistors is  
depicted. The selection transistor associated with the  
trench capacitor GK2 has a source region S2, a channel  
region K2 and a drain region D2. The source region S2 is  
connected via a bit line contact BLK to a bit line (not  
15 shown) arranged above an insulation layer I. The drain  
region D2 is connected to the buried contact 15b on one  
side. A word line WL2 having a gate stack GS2 and a gate  
insulator GI2 surrounding the latter runs above the  
channel region K2. The word line WL2 is an active word  
20 line for the selection transistor of the trench capacitor  
GK2.

Running parallel adjacent to the word line WL2 are word  
lines WL1 comprising gate stack GS1 and gate insulator  
25 GI1 and word line WL3 comprising gate stack GS3 and gate  
insulator GI3, which are passive word lines for the  
selection transistor of the trench capacitor GK2. Said  
word lines WL1, WL3 serve for driving selection  
transistors which are displaced in the third dimension  
30 with respect to the sectional illustration shown.

Figure 1 illustrates the fact that this type of  
connection on one side of the buried contact enables the  
trenches and the adjacent source regions or drain regions  
35 of relevant selection transistors to be arranged directly  
beside one another. As a result, the length of a memory  
cell may amount to just 4 F and the width to just 2 F,

where F is the minimum length unit that can be realized technologically (cf. Figures 2a, b).

Figure 2A shows a plan view of a memory cell array with memory cells in accordance with Figure 1 in a first arrangement.

Reference symbol DT in Figure 2A designates trenches which are arranged rowwise at a distance of 3 F from one another and columnwise at a distance of 2 F. Adjacent rows are displaced by 2 F relative to one another. UC in Figure 2A designates the area of a unit cell, which amounts to  $4 F \times 2 F = 8 F^2$ . STI designates isolation trenches which are arranged at a distance of 1 F from one another in the row direction and insulate adjacent active regions from one another. Bit lines BL likewise run at a distance of 1 F from one another in the row direction, whereas the word lines run at a distance of 1 F from one another in the column direction. In this arrangement example, all the trenches DT have a contact region KS of the buried contact to the substrate on the left-hand side and an insulation region IS on the right-hand side (regions 15a, b and 16a, b, respectively, in Figure 1).

Figure 2B shows a plan view of a memory cell array with memory cells in accordance with Figure 1 in a second arrangement.

In this second arrangement, the rows of trenches have alternating connection regions and insulation regions of the buried contacts, respectively. Thus, in the bottommost row of Figure 2B, the buried contacts are in each case provided with a contact region KS1 on the left-hand side and with an insulation region IS1 on the right-hand side. By contrast, in the row located above that, all the trenches DT are provided with each insulation region IS2 on the left-hand side and with a contact

region KS2 on the right-hand side. This arrangement alternates in the column direction.

#### SUMMARY OF THE INVENTION

5 Although applicable in principle to any desired integrated circuits, the present invention and the problem area on which it is based are explained with regard to integrated memory circuits in silicon technology.

10

The present invention specifies a simple and reliable method for fabricating such a trench capacitor connected on one side.

15 One advantages according to the invention is that it enables a precise definition of the connection region and, respectively, of the complementary insulation region in the case of the respective buried contact of the trench capacitor. Both an additive creation of the buried  
20 contact (piecemeal construction, i.e. replacement of nonconductive material by conductive material) and a subtractive creation (piecemeal deconstruction, i.e. replacement of conductive material by nonconductive material) of the buried contact are made possible by the  
25 invention.

The invention is based on fabricating an auxiliary mask from a liner or a spacer above the open trench structure.

30 In accordance with one preferred embodiment, the conductive filling has a region which fills the trench above the insulation collar and from which a partial region is removed using the mask and is subsequently filled with an insulating filling in order to complete  
35 the insulation region.

In accordance with a further preferred embodiment, a lower liner made of silicon nitride and an upper liner

(55) made of undoped polysilicon or amorphous silicon are provided and the implantation introduces boron ions into the partial region, whereupon the complementary partial region is removed by selective etching.

5

In accordance with a further preferred embodiment, the partial region is converted into an oxidized partial region after the selective etching by means of an oxidation, by means of which oxidized partial region, as  
10 a mask, the lower liner made of silicon nitride and the part of the filling are removed by selective etching.

In accordance with a further preferred embodiment, a liner made of undoped polysilicon or amorphous silicon is  
15 provided and the implantation introduces nitrogen ions into the partial region, whereupon the complementary partial region is selectively oxidized and then selectively removed by etching.

20 In accordance with a further preferred embodiment, by means of the liner mask, a part of the insulation collar is removed by selective etching and subsequently filled with a conductive filling for the purpose of forming the contact region.

25

In accordance with a further preferred embodiment, a liner made of undoped polysilicon or amorphous silicon is provided and the implantation introduces boron ions into the partial region, whereupon the complementary partial  
30 region is selectively removed by etching.

In accordance with a further preferred embodiment, by means of the liner mask, a part of the insulation collar is removed by selective etching and subsequently filled  
35 with a conductive filling for the purpose of forming the contact region.

In accordance with a further preferred embodiment, a lower liner made of silicon oxynitride and an upper liner made of undoped polysilicon or amorphous silicon are provided and the implantation introduces nitrogen ions into the partial region, whereupon the complementary partial region is oxidized and then the partial region and also the underlying region of the lower liner and is selectively etched.

10 In accordance with a further preferred embodiment, by means of the liner mask, a part of the insulation collar is removed by selective etching and subsequently filled with a conductive filling for the purpose of forming the contact region.

15 In accordance with a further preferred embodiment, laterally in the upper region of the trench on the semiconductor substrate, regions made of oxynitride are provided, a liner made of undoped polysilicon or  
20 amorphous silicon is provided and the implantation introduces boron ions into the partial region whereupon the complementary partial region is selectively removed by etching.

25 In accordance with a further preferred embodiment, the insulation collar is provided outside the trench in the surface of the semiconductor substrate and the conductive filling is sunk deeper than the insulation collar, and after the removal of the region made of oxynitride in the  
30 contact region, is filled with a conductive filling for the purpose of forming the contact region.

In accordance with a further preferred embodiment, a step of widening the mask opening and the upper region of the  
35 trench and of narrowing the top side of the conductive filling is carried out.

In accordance with a further preferred embodiment, the partial region and the other partial region of the spacer are separated from one another by means of an etching step for the purpose of forming parallel isolation  
5 trenches and the impurity ions are subsequently diffused out in the partial region.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the invention are illustrated in the drawings and explained in more detail in the  
10 description below.

In the figures:

Figure 1 shows a sectional illustration of a  
15 semiconductor memory cell with a trench capacitor and a planar selection transistor connected thereto.

Figures 2A, B show a respective plan view of a memory  
20 cell array with memory cells in accordance with Figure 1 in a first and second arrangement.

Figures 3A - G show successive method stages of a  
25 fabrication method as first embodiment of the present invention.

Figures 4A - E show successive method stages of a  
30 fabrication method as second embodiment of the present invention.

Figures 5A - E show diagrammatic illustrations of  
35 successive method stages of a fabrication method as third embodiment of the present invention.

Figures 6A - E show successive method stages of a fabrication method as fourth embodiment of the present invention.

5 Figures 7A - D show successive method stages of a fabrication method as fifth embodiment of the present invention.

10 Figures 8A - N show successive method stages of a fabrication method as sixth embodiment of the present invention.

15 Figures 9A - C show successive method stages of a fabrication method as seventh embodiment of the present invention.

In the figures, identical reference symbols designate identical or functionally identical constituent parts.

#### 20 DETAILED DESCRIPTION OF THE INVENTION

In the embodiments described below, for reasons of clarity, a portrayal of the fabrication of the planar selection transistors is dispensed with and the formation of the buried contact of the trench capacitor, which  
25 buried contact is connected on one side, is discussed in detail. Unless expressly mentioned otherwise, the steps of fabricating the planar selection transistors are the same as in the prior art.

30 Figures 3A-G are illustrations of successive method stages of a fabrication method as first embodiment of the present invention.

35 In Figure 3A, reference symbol 5 designates a trench provided in the silicon semiconductor substrate 1. Provided on the top side OS of the semiconductor substrate 1 is a hard mask comprising a pad oxide layer 2 and a pad nitride layer 3. A dielectric 30 is provided in



the lower and central region of the trench 5, the dielectric insulating an electrically conductive filling 20 from the surrounding semiconductor substrate 1.

5 A peripheral insulation collar 10 is provided in the upper and central region of the trench 5, the insulation collar being sunk into the trench 5 to the same extent as the conductive filling 20. An exemplary material for the insulation collar 10 is silicon oxide, and polysilicon  
10 for the electrically conductive filling 20. However, other material combinations are also conceivable, of course.

A conductive filling 40 made of polysilicon sunk under  
15 the top side OS is additionally provided. The conductive filling 40 thus represents a buried contact which is connected around and is partly to be removed in order to form the later insulation region IS. In order, therefore, to realize the connection on one side of the region 40 to  
20 the semiconductor substrate 1, the "subtractive" method steps portrayed below are carried out.

In accordance with Figure 3B, firstly a silicon nitride liner 50 is deposited and a liner 55 made of amorphous  
25 undoped silicon is deposited over that.

Afterward, with reference to Figure 3C, an oblique implantation I1 is effected at a predetermined angle, for example 30°, BF2 being implanted into the region 55' of  
30 the liner 55 with the exception of a shaded region 60. The etching properties of the boron-doped region 55' of the liner 55 are thus altered, something which is utilized in accordance with Figure 3D by the region 60 being selectively removed by means of a corresponding wet  
35 etching method in order to uncover the underlying silicon nitride liner 50.

With reference to Figure 3E, the remaining implanted region 55' of the liner 55 is then oxidized in order to attain a corresponding oxidized liner region 55''. In the subsequent process step, using the oxidized implanted region 55'' of the liner 55, a part of the silicon nitride liner 50 is removed from the surface of the conductive region 40 and from the sidewall of the trench 5 and of the hard mask 2, 3, respectively.

10 With reference to Figure 3F, the conductive filling 40 and a part of the conductive filling 20 are subsequently etched using the region 55'' as a mask.

In this connection, it should be mentioned that this silicon etching could also be carried out using the nitride liner 50 as a mask, although silicon can be etched with higher selectivity with respect to oxide than with respect to nitride and the region 55'' of the liner 55 is therefore expediently used as a mask.

20 In the case of the process state shown in Figure 3F, a part of the region 40 serving as buried contact is thus removed and a corresponding upwardly and laterally insulating oxide filling 45 can then be provided at the corresponding location in the further course of the method by deposition and etching-back after the liners 50, 55 (55'') have been removed from the surface, as is shown in Figure 3G. This creates the buried contact with the connection region KS and the insulation region IS.

30 Figures 4A-E are diagrammatic illustrations of successive method stages of a fabrication method as second embodiment of the present invention.

35 In Figure 4A, although the conductive filling 20 is sunk under the top side of the semiconductor substrate 1 as in the case of the first embodiments explained above, the insulation collar 10 still reaches up as far as the pad

nitride layer 3, that is to say is sunk to a lesser extent in comparison therewith. No upper polyregion is provided either. An "additive" method is thus necessary for the buried contact connected on one side. Reference symbol 300 in Figure 4A designates a liner layer made of undoped polysilicon.

As illustrated in Figure 4B, in a further step, an oblique implantation I2 is effected using nitrogen ions in order to change an unshaded region 300' of the liner 300 with regard to its oxidation properties, and not to change a shaded region 310.

This is followed, as illustrated in Figure 4C, by a complete oxidation of the region 310 for conversion into an oxide liner 310', whereas only a very thin oxide layer forms on the implanted region 300' during this step and can easily be removed in a subsequent cleaning step without significantly thinning the oxide liner 310'.

As shown in Figure 4D, a step of selectively etching the oxide liner 310' and that region of the insulation collar 10 which is situated underneath it is then effected with the aid of the region 300' as a mask, the insulation collar 10 being lowered under the top side of the conductive filling 20 made of polysilicon.

In a subsequent process step illustrated in Figure 4E, a conductive filling 320 made of polysilicon is then introduced and etched back, and forms the buried contact to the semiconductor substrate 1. A later deposition of a further insulating filling material at the top side of the trench 5 is not illustrated in Figure 4E for reasons of clarity. This creates the buried contact with the connection region KS and the insulation region IS.

In this embodiment, a part of the region 300' remains in the trench 5. It goes without saying that this part could

also be removed before the introduction of the conductive filling 320.

Figures 5A-E are illustrations of successive method stages of a fabrication method as third embodiment of the present invention.

The method state in Figure 5A corresponds to the method state of Figure 4A, which has already been explained.

10

In accordance with Figure 4B, an oblique implantation I3 of boron ions is then carried out, which dopes a region 300'' of the liner 300 and leaves a region 310 shaded. This implantation I3 of the boron ions changes the etching properties of the implanted region 300'' in such a way that the undoped region 310 can be selectively removed in the subsequent process step illustrated in Figure 5C.

15

20 By means of a subsequent oxide etching step using the region 300'' as a mask, the insulation collar 10 in the uncovered region is subsequently lowered under the top side of the conductive filling 20 made of polysilicon by means of a selective oxide etching, which leads to the process state illustrated in Figure 5D.

25

Finally, the liner region 300'' is partly removed and a process of filling with the conductive filling 320 and etching back the latter is effected in order to create the buried contact to the silicon substrate 1 in the relevant region, as is illustrated in Figure 5E. A later deposition of a further insulating filling material at the top side of the trench 5 is not illustrated in Figure 5E for reasons of clarity. This creates the buried contact with the connection region KS and the insulation region IS.

30

35

In this embodiment, a part of the region 300'' remains in the trench 5. It goes without saying that this part could also be removed here before the introduction of the conductive filling 320.

5

Figures 6A-E are illustrations of successive method stages of a fabrication method as fourth embodiment of the present invention.

10 The initial state in accordance with Figure 6A corresponds to the initial state in accordance with Figure 5A, an additional oxynitride liner 500 being provided under the liner 300 made of undoped polysilicon.

15 In accordance with Figure 6B, an oblique implantation I4 is then effected using nitrogen ions in order to form a shaded region 310 and an implanted region 300' of the polysilicon liner 300.

20 Afterward, the shaded region 310 is oxidized in order to form an oxide liner 310'. In this case, only very little oxide forms on the implanted region 300' and can easily be removed by a cleaning process without appreciably thinning the oxidized liner region 310', as illustrated  
25 in Figure 6C.

In accordance with Figure 6D, the implanted region 300' of the polysilicon liner 300 is then removed and the oxynitride liner 500 is etched using the oxide liner 310'  
30 as a mask. An oxide etching thereupon takes place, the oxide liner 310' and the upper region of the insulation collar 10 being removed in the uncovered region, which leads to the process state shown in Figure 6D.

35 Finally, a process of filling and sinking the conductive filling 320 is effected, said conductive filling forming the buried contact with the connection region KS and the

insulation region IS to the semiconductor substrate 1, as shown in Figure 6E.

5 A later deposition of a further insulating filling material at the top side of the trench 5 is not illustrated in Figure 6E for reasons of clarity.

10 Figures 7A-D are diagrammatic illustrations of successive method stages of a fabrication method as fifth embodiment of the present invention.

15 In this fifth embodiment, in contrast to the preceding embodiments, the insulation collar 10a is not provided in the interior of the trench 5, but rather is integrated in the surrounding semiconductor substrate 1. Insulation regions 610 made of silicon oxynitride are provided at the substrate surface which is uncovered toward the trench interior above the integrated insulation collar 10a. A polysilicon liner 300, which is undoped as in the  
20 above embodiments, is furthermore deposited over the trench structure.

25 In the process step illustrated with reference to Figure 7B, an oblique implantation I5 of boron ions is then effected in order to provide a shaded region 310 and an implanted region 300'' of the liner 300 made of polysilicon.

30 In accordance with Figure 7C, the shaded region 310 is then removed in an etching process selectively with respect to the implanted region 300'' and the oxynitride liner 610 located in this region is likewise removed.

35 With reference to Figure 7D, the conductive layer 320 is then deposited and etched back, which conductive layer forms the buried contact with the connection region KS and the insulation region IS toward the semiconductor substrate 1. A later deposition of a further insulating

filling material at the top side of the trench 5 is not illustrated in Figure 7D for reasons of clarity.

5 Figures 8A-N are diagrammatic illustrations of successive method stages of a fabrication method as sixth embodiment of the present invention.

10 The initial state shown in Figure 8A corresponds to the initial state in accordance with Figure 4A, but without any liner on the top side of the structure.

15 As shown in Figure 8B, firstly an oxide etching is effected in order to lower the insulation collar 10 to below the sunk filling 20.

20 In a subsequent process step illustrated in connection with Figure 8C, the pad nitride layer 3 and the silicon from the semiconductor substrate 1 and the polysilicon from the conductive filling 20 are then made to recede laterally.

25 In accordance with the illustration of Figure 8D, an etching stop layer 700 made of oxynitride or nitride is then provided in the region of the trench 5 below the pad oxide layer 2.

A layer 710 made of sacrificial polysilicon is subsequently deposited in accordance with Figure 8E.

30 A spacer is formed from the sacrificial polysilicon layer 710 by means of an anisotropic etching process, which spacer is lowered relative to the top side of the pad nitride layer 3.

35 Afterward, as shown in Figure 8G, an oblique implantation I6 of boron ions is effected, which only impinges on a partial region 710' of the spacer 710 made of sacrificial polysilicon.

The effect of the implantation is illustrated in plan view in Figure 8H. The oval spacer region is subdivided into an implanted region 710' and an unimplanted region 710 by means of this implantation.

In a subsequent process step illustrated in Figure 8I, parallel isolation trenches STI are then etched, which extend deeper than the spacer regions 700 and 710', respectively, so that the oval ring shown in Figure 8H is cut open on both sides. In the context of this IT module, the surface of the pad nitride layer 3 is also lowered, which leads to a pad nitride layer 3' having a smaller thickness.

In accordance with Figure 8J, the isolation trenches STI and the trench 5 are then filled with an insulating oxide filling 720 connected with a thermal process step. This thermal process step permits an out diffusion of the boron ions introduced into the spacer region 710' over the entire extent of the spacer region, which leads to a spacer region 710'' uniformly doped with boron.

The spacer half 710 can then be removed by means of a selective etching step with respect to the spacer half 710'', as illustrated in Figure 8K.

In accordance with Figure 8L, the process of filling the removed spacer half 710 with insulating filling material 730 in the form of oxide and etching it back is then effected.

Afterward, the doped spacer region 710'' and the etching stop layer 700 are removed in this region by means of an etching step, and an implantation 16' of nitrogen ions is effected in order to improve the interface properties of the semiconductor substrate 1 at this location where the



buried contact is to be formed. This leads to the process state in accordance with Figure 8M.

5 With reference to Figure 8N, a process of filling the resulting structure with a conductive filling 740 made of polysilicon and etching it back is then effected and an insulating filling 750 made of oxide is deposited and etched back, thereby ultimately completing the buried contact with the connection region KS and the insulation  
10 region IS.

Figures 9A-C are illustrations of successive method stages of a fabrication method as seventh embodiment of the present invention.

15 The initial state in accordance with Figure 9A corresponds to the state in accordance with Figure 8F.

An insulating filling 720 made of oxide and a hard mask layer 800 are then applied on the structure in accordance  
20 with Figure 9B. A mask 810 is in turn applied thereon and patterned, which mask is used for the patterning of the hard mask layer 800.

25 Using the patterned hard mask layer 800 in accordance with Figure 9c, a half of the spacer region 710 made of polysilicon can then be removed by selective etching, after which the hard mask layer 800 is removed again.

30 Afterward, the method may be continued in the manner already explained above with reference to Figures 8K to 8N.

35 Although the present invention has been described above on the basis of a preferred exemplary embodiment, it is not restricted thereto, but rather can be modified in diverse ways.

In particular, the selection of the layer materials is only by way of example and can be varied in many different ways.